View 74VHC541_279487.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs
August 1993 Revised April 1999
74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The VHC541 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC541 is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers. This device is similar in function to the VHC244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.
Features
s High Speed: tPD = 3.5 ns (typ) at VCC = 5V s Low power dissipation: ICC = 4 A (max) at TA = 25C s High noise immunity: VNIH = VNIL = 28% VCC (min) s Power down protection is provided on all inputs s Low noise: VOLP = 0.9V (typ) s Pin and function compatible with 74HC541
Ordering Code:
Order Number 74VHC541M 74VHC541SJ 74VHC541MTC 74VHC541N Package Number M20B M20D MTC20 N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Connection Diagram
Logic Symbol
IEEE/IEC
Pin Descriptions
Pin Names OE1, OE2 I0 - I7 O0 - O7 Descriptions 3-STATE Output Enable Inputs Inputs 3-STATE Outputs
Truth Table
Inputs OE1 L H X L
H = HIGH Voltage Level L = LOW Voltage Level
Outputs I H X X L H Z Z L
OE2 L X H L
X = Immaterial Z = High Impedance
(c) 1999 Fairchild Semiconductor Corporation
DS011639.prf
www.fairchildsemi.com
74VHC541
Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC) DC Input Voltage (VIN) DC Output Voltage (VOUT) Input Diode Current (IIK) Output Diode Current (IOK) DC Output Current (IOUT ) DC VCC/GND Current (ICC) Storage Temperature (TSTG) Lead Temperature (TL) (Soldering, 10 seconds) 260C -0.5V to +7.0V -0.5V to +7.0V -0.5V to VCC + 0.5V -20 mA 20 mA 25 mA 75 mA -65C to +150C
Recommended Operating Conditions (Note 2)
Supply Voltage (VCC) Input Voltage (VIN) Output Voltage (VOUT) Operating Temperature (TOPR) Input Rise and Fall Time (tr, tf) VCC = 3.3V 0.3V VCC = 5.0V 0.5V 0 100 ns/V 0 20 ns/V 2.0V to +5.5V 0V to +5.5V 0V to VCC -40C to +85C
Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications. Note 2: Unused inputs must be held HIGH or LOW. They may not float
DC Electrical Characteristics
Symbol VIH VIL VOH Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage VCC (V) 2.0 3.0 - 5.5 2.0 3.0 - 5.5 2.0 3.0 4.5 3.0 4.5 VOL LOW Level Output Voltage 2.0 3.0 4.5 3.0 4.5 IOZ IIN ICC 3-STATE Output Off-State Current Input Leakage Current Quiescent Supply Current 0 - 5.5 5.5 0.1 4.0 1.0 40.0 5.5 1.9 2.9 4.4 2.58 3.94 0.0 0.0 0.0 0.1 0.1 0.1 0.36 0.36 0.25 2.0 3.0 4.5 TA = 25C Min 1.50 0.7 VCC 0.50 0.3 VCC 1.9 2.9 4.4 2.48 3.80 0.1 0.1 0.1 0.44 0.44 2.5 V A A A IOL = 4 mA IOL = 8 mA VIN = VIH or VIL VOUT = VCC or GND VIN = 5.5V or GND VIN = VCC or GND V V VIN = VIH or VIL IOH = -4 mA IOH = -8 mA IOL = 50 A V Typ Max TA = -40C to +85C Min 1.50 0.7 VCC 0.50 0.3 VCC Max Units V V VIN = VIH or VIL IOH = -50 A Conditions
Noise Characteristics
Symbol VOLP (Note 3) VOLV (Note 3) VIHD (Note 3) VILD (Note 3) Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL Minimum HIGH Level Dynamic Input Voltage Maximum HIGH Level Dynamic Input Voltage 5.0 1.5 5.0 3.5 5.0 -0.8 -1.0 VCC (V) 5.0 TA = 25C Typ 0.9 Limits 1.2 Units V V V V Conditions CL = 50 pF CL = 50 pF CL = 50 pF CL = 50 pF
Note 3: Parameter guaranteed by design.
www.fairchildsemi.com
2
74VHC541
AC Electrical Characteristics
Symbol tPLH tPHL Parameter Propagation Delay Time 5.0 0.5 tPZL tPZH 3-STATE Output Enable Time 5.0 0.5 tPLZ tPHZ tOSLH tOSHL CIN COUT CPD Input Capacitance Output Capacitance Power Dissipation Capacitance 3-STATE Output Disable Time Output to Output Skew 3.3 0.3 5.0 0.5 4 6 18 1.5 1.0 10 1.5 1.0 10 ns pF pF pF (Note 4) CL = 50 pF CL = 50 pF VCC = Open VCC = 5.0V (Note 5) 3.3 0.3 5.0 0.5 3.3 0.3 VCC (V) 3.3 0.3 TA = 25C Min Typ 5.0 7.5 3.5 5.0 6.8 9.3 4.7 6.2 11.2 6.0 Max 7.0 10.5 5.0 7.0 10.5 14.0 7.2 9.2 15.4 8.8 TA = -40C to +85C Min 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 Max 8.5 12.0 6.0 8.0 12.5 16.0 8.5 10.5 17.5 10.0 ns Units ns ns ns ns Conditions CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF RL = 1 k CL = 15 pF CL = 50 pF CL = 15 pF CL = 50 pF RL = 1 k CL = 50 pF CL = 50 pF
Note 4: Parameter guaranteed by design. tOSLH = |tPLHmax - t PLHmin|; tOSHL = |tPHLmax - tPHLmin|. Note 5: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: ICC (OPR.) = CPD * VCC * fIN + ICC/8 (per bit).
3
www.fairchildsemi.com
74VHC541
Physical Dimensions inches (millimeters) unless otherwise noted
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D
www.fairchildsemi.com
4
74VHC541
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20
5
www.fairchildsemi.com
74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A
LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component in any component of a life support 1. Life support devices or systems are devices or systems device or system whose failure to perform can be reawhich, (a) are intended for surgical implant into the sonably expected to cause the failure of the life support body, or (b) support or sustain life, and (c) whose failure device or system, or to affect its safety or effectiveness. to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the www.fairchildsemi.com user.
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

▲Up To Search▲

Price & Availability of 74VHC541

	To Download 74VHC541 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .